github/zyedidia.micro
2
0
Fork 0
mirror of https://github.com/zyedidia/micro.git synced 2026-03-16 22:07:09 +09:00
Code Issues Packages Projects Releases Wiki Activity

Syntax file change

Browse Source
This commit is contained in:
Zachary Yedidia
2020-02-13 16:50:44 -05:00
parent faa207907c
commit 743d42e417
2 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
runtime/syntax/v.yaml
View File

@@ -1,7 +1,6 @@
filetype: v
detect:
filename: "\\.v$"
rules:
# Conditionals and control flow

2
runtime/syntax/verilog.yaml
View File

@@ -1,7 +1,7 @@
filetype: verilog
detect:
filename: "\\.(vh|sv|svh)$"
filename: "\\.(v|vh|sv|svh)$"
rules:
- preproc: "\\b(module|package|program|endmodule|endpackage|endprogram)\\b"